参考文献

[1]温德通.集成电路制造工艺与工程应用 [M].北京：机械工业出版社，2018.

[2]LILIENFELD J E.US Patent No.1745175 [P].1930.

[3]HEIL O.UK Patent No.439457 [P].1930.

[4]斯蒂芬·A.坎贝尔.微电子制造科学原理与工程技术 [M].2版.曾莹，译.北京：电子工业出版社，2003.

[5]WANLASS F M，SAB C T.Nanowatt Logic Hsing Field Effect Metal Oxide Semiconductor Triodes [C].1963 Int.Solid State Circuit Conference，1963.

[6]STEVEN H VOLDMAN.Latchup [M].New Jersey：Wiley，2008.

[7]GALLACE L J，PUJOL H L. Reliability considerations for COS/MOS devices [Z]. RCA Technical Note ST-6418，RCA Corporation，Somerville，1975.

[8]POLL R A，LEAVY J F.Study of transient radiation induced latchup [R].General Atomic Division Final Report（Contract N0014-66-C-0347），No.GA-7969，1967.

[9]LEAVY J F，POLL R A.Radiation-induced integrated circuit latchup [J].IEEE Transactions on Nuclear Science，1969，16：96-103.

[10]ADAMS J R，SOKEL R J.Neutron irradiation for prevention of latchup in CMOS integrated circuits [J].IEEE Transactions on Nuclear Science，1979，26：5069-5073.

[11]DAWES W R JR，DERBENWICK G F. Prevention of CMOS latchup by gold doping [J]. IEEE Transactions on Nuclear Science，1976，23：2027-2030.

[12]ESTREICH D B，OCHOA A JR，DUTTEN R W.An analysis of latchup prevention in CMOS IC's using an epitaxialburied layer process [C].International Electron Device Meeting（IEDM）Technical Digest，1978：230-234.

[13]ESTREICH D B，DUTTEN R W. Modeling latchup in CMOS integrated circuits [C]. 1978 Asilomar Conference on Circuits，Systems，and Computer Digest，Monterey，CA，1978：489-492.

[14]ESTREICH D B，DUTTEN R W. Latchup in CMOS integrated circuits [C]. 1978 Government Microcircuit Applications Conference（GOMAC）Digest of Papers，Monterey，CA，1978：110-111.

[15]ESTREICH D B.Latchup and radiation integrated circuit（LURIC）：a test chip for CMOS latchup investigation [R].Sandia Laboratories Report SAND78-1540，Albuquerque，NM，1978.

[16]ESTREICH D B.The physics and modeling of latch-up and CMOS integrated circuits.Technical Report No.G-201-9 [R].Integrated Circuits Laboratory，Stanford Electronic Laboratories，Stanford University，Stanford，CA，1980.

[17]PARILLO L，et al.Twin-tub CMOS-a technology for VLSI circuits [C].International Electron Device Meeting（IEDM）Technical Digest，1980：752-755.

[18]RUNG R D，MOMOSE H，NAGABUKO Y.Deep trench isolated CMOS devices [C].International Electron Device Meeting（IEDM）Technical Digest，1982：237-240.

[19]TROUTMAN R R.Epitaxial layer enhancement of n-well guard rings for CMOS circuits [J].IEEE Electron Device Letters，1983，4：438-440.